


5 4 3 2 1
ASM1142_QFN64 Preliminary Schematics, might be subject to change











Revision 0.1

TITLE	SHEET
COVER SHEET	1
BLOCK DIAGRAM and Revision History	2
ASM1142(QFN64)	3
Power Sequence	4

asmedia confidential



ASM1142 USB3.1 Host controller



Preliminary Schematics, might be subject to change



File	<Title>	Rev	01
Size	Document Number		
A2	<Doc>		
Date	Wednesday, December 18, 2013	Sheet	3 of 4

Refer to datasheet.

Refer to datasheet.

Power On Sequence for D3Cold (Asyrnchonous Mode)

Power On Sequence for D3Hot (Asynchronous Mode)

Power On Sequence Timing Specification (Asynchronous Mode)

Refer to datasheet.

asmedia confidential