PCI SIG

Address Translation Services

Michael Krause (HP, co-chair) Mark Hummel (AMD) David Wooten (Microsoft)



- Introduction to Address Translation for DMA
- Problem Statement
- Address Differentiated Memory Requests
- Translation Requests
- Transaction Completions
- Invalidation Request
- Invalidation Completions
- Configuration

PCI

ATS Specification Status

- The material in this presentation represents the contents of the 0.7 version of the Address Translation Services Specification.
 - http://www.pcisig.com/members/downloads/specificati ons/pciexpress/specification/draft/ats-spec-07_draft-060327.pdf
- The technical details of 0.7 specifications are considered to be stable unless a specific problem is found and needs to be fixed.
- The draft 0.9 specification will arrive shortly.

Introduction to DMA Address Translation

- Address translation and an access check is applied to DMA request from an IO device.
- In the Address Translation Services (ATS) specification, the entity doing the translation and checking is called a Translation Agent (TA).





DMA Remapping on High-Volume systems

- Multiple companies have announced support for DMA remapping in future chipsets for the volume market
- These systems use tree-structured translation tables that are similar to CPU tables
- Different tree for each Bus/Dev/Func is possible
 - ✓ Devices can share a device address space
 - ✓ A devices can have a dedicated address space

Potential Issues of DMAr

- Increased latency of accesses
 - Might need one or two accesses to find address of tree associated with a BDF
 - ✓ Might need 3 or 4 accesses to walk the tree
- Translation caches (ATC or IOTLB) will be necessary to reduce overhead.
- Caches may not provide good behavior if not sized correctly
 - Only two possibilities for sizing caches: too large or too small
- "Untimely" latency may cause issues with isochronous devices

SIG

PCI

ATS to the "rescue"

- ATS attempts to mitigate the impact of DMA Remapping by providing ways for Endpoints to participate in translation cache management
 - Device can maintain their own cache of translations an "Address Translation Cache" (ATC)
 - TA provides table-walking services to device to avoid excess bus traffic – also means that translation table format is uniform in a system
- Device manages its ATC using its intimate knowledge of future access pattern
 - Look-ahead for isochronous devices to avoid "untimely" table walk latencies.
 - ✓ High-load devices (graphics) don't thrash ATC in TA.
 - ✓ Application specific caching in devices ring buffer
 - Enable peer-to-peer in virtualized bus

New Protocols for ATS

- Differentiated memory address type device will be issuing Requests that use both translated and non-translated addresses
- Translation Request Address Translation Cache (ATC) in device requests a translation from central TA
- Translation Completion translation is returned in response to Translation Request
- Invalidation Request when change occurs in central table, need to inform remote ATCs
- Invalidation Completion when ATC completes the invalidation operation, it needs to tell TA.

Differentiated Memory Request

 Previously reserved field in Memory Request used to differentiate Address Type (AT) in

| | ŀ | Ke | 9 | Gþ | | 9 | st | | | | | + | ·1 | | | | | | | + | ·2 | | | | | | | + | 3 | | | |
|---|--------------|---------|---|----|--------|----------|---------|---|---|---|----|---|----|-----|-----|------|--------|--------|----|-----|----|---|---|-----------|-----------|---|-----|----------------------|---------|---|---|---|
| 7 | 6 | 5 | 4 | 1 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| r | Fr X | nt 1 | | | Т 0 | ур 00 | e 00 | | r | | тс | | r | ese | rve | ed | T D | E P | A | ttr | 4 | T | | | | | Len | gtł | ו | | | |
| | Requester ID | | | | | | | | | | | | | | | | | Та | ag | | | | L | .ast B | t D\ E | N | | 1 st B | DW E | / | | |
| | | | | | | | | | | | | | A | ١dd | res | s 6 | 3:3 | 2 | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | A | ٨dd | res | is 3 | 1:0 | 2 | | | | | | | | | | | | | I | r |

| AT | Meaning | AT | Meaning |
|-----|-------------------------|-----|------------|
| 00b | Default (un-translated) | 10b | Translated |
| 01b | Translation Request | 11b | Reserved |

SIG



| | | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | | | | | | | | | | | | | + | 2 | | | | | | | + | 3 | | | |
|--------------------------|--------------|---|---|---|---|---|---|---|---|----|------|------|------|--------|--------|--------|----------|--------|---------|-----|---|---|-----------|------------|-------------|----------|----|-------------|-----------------------|-----------|----|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| r Fmt Type r TC reserved | | | | | | | | | | | | | d | T D | E P | A r | ttr r | А 0 | .Т 1 | | | | ا 00 (| Len 000 | ngth x x | ו xx(|) | | | | |
| | Requester ID | | | | | | | | | | | | | | | | | | Та | ag | | | | La | st C 11 |)W 11 | BE | 1 st | ^t D\ 11 | N 11 | BE |
| | | | | | | | | | | | Un | -tra | ans | late | ed / | \dc | Ires | s [| 63: | 32] | | | | | | | | | | | |
| | | | | | | | | | | Un | -tra | ins | late | ed A | ٩dc | Ires | ss [| 31: | 02] | | | | | | | | | | | | r |

- Translation Request is Memory Read Request with AT field set to 01b.
- Request is for TA to return the translated reference for the memory range starting at the location referenced in the Un-translated Address field.

Translation Request (cont.)

- Always uses 64-bit form of address
- Length always an even number of dwords up to RCB
- Device can request translations for a range of addresses
 - ✓ range is determined from Length and Smallest Translation Unit (STU)*
 - ✓ Size in bytes of range request is *Length*/2 * STU

*Note: The STU is specified in binary multiples of 4KB and is nominally the same size as a page on the system.

SIG

Translation Completion Error Completion

| 7 | 6 5 | +0 4 3 2 1 0 | 7 | + 6 5 4 | 1 3 2 1 0 | 7 | 6 | 5 | + 4 | 2 3 2 | 1 0 | 7 | +3 6 5 4 3 2 1 0 |
|---|------------|---------------------------|-----|------------------|--------------------|-----------|-------------|-----------|------------------|--------------|-------|-----------|-----------------------------------|
| r | Fmt 0 0 | Туре 0 1010 | r | тс | reserved | T D | E P | At 0 | tr 0 | r | | | Length 00 0000 0000 |
| | | Comple | ete | r ID | | Co S | omj tatu | pl. IS | B C M 0 | | 0 | Ву 000 | rte Count 0000 0000 |
| | | Reque | ste | r ID | | | | | Та | ag | | r | Lower Address 000 0000 |
| | | Cpl he | a | der fo | or Trar | IS | la | tic |)r | n Co | om | | etion |

| Value | Status | Meaning |
|---------------|------------------------|--|
| 000b | Success | In Cpl, means no translation found. Nominally means that table walk did not reach a leaf (page table pointer) entry. |
| 001b | Unsupported Request | Translation Requests from this Function are not supported by the TA. |
| 100b | Completer Abort | Error in the TA. Translation Request may be retried. |
| All others | Reserved | Reserved – malformed packet |

Translation Completion Normal Completion

| 7 | 6 | 5 | +0 4 | 3 | 2 | 1 | 0 | - | 7 | 6 | 5 | + 4 | -1 3 | 2 | · | 1 | 0 | 7 | 6 | 5 | 4 | +2 3 | 2 | 2 | 1 | 0 | 7 | 6 | 5 | | +3 4 ; | 3 | 2 | 1 | 0 |
|---|--------------------------|---|---------|---|---|----|-----|-----|-----|----|----|--------|---------|-----|----|-----|---|---------|-------------------|-----------|------------------|-----------|---|---|---|---|----|----|----|-----|-------------|----|-----|----|---|
| r | r Fmt Type 1 0 0 1010 | | | | | | | | | | тс | | r | ese | ٩r | veo | d | T D | E P | A 0 | ttr 0 | | r | | | | | | Le | ng | th | | | | |
| | | | | | | Со | mp | let | ter | ID |) | | | | | | | Co S | om tatu 000 | ol. IS | B C M 0 | | | | | | Ву | te | Co | our | nt | | | | |
| | | | | | | Re | que | est | ter | ID | | | | | | | | | | | Т | ag | | | | | r | | Lo | w | er / | ١d | dro | es | S |

CpID header for Translation Completion

| Translated Address [6 | 63:32 |] | | | | |
|----------------------------|-------|---|----------|---|---|---|
| Translated Address [31:12] | S | N | Reserved | U | W | R |

Translation Completion translation entry (1 of N)



Translation Completion (cont.)

| Field | Meaning |
|----------|---|
| S | Size of translation: This field is 0b if the translation applies to a 4KB range of memory. If this field is 1b, then the translation applies to a range of memory that is larger than 4KB. See 3.3.1 |
| N | Non-snooped accesses: If this field is 1b, then the read and write requests that use this translation must not set the No Snoop bit in the Attribute field. If it is zero, then the Endpoint may use other means to determine if No Snoop should be set. |
| Reserved | These bits shall be ignored by the ATC. |
| U | Un-translated access Only: When this field is set to 1b in a Translation Completion entry, the indicated range may only be accessed using un- translated addresses and the Translated Address field of this Translation Completion entry may not be used in a subsequent Read/Write Request with AT set to Translated. This value may be cached if R or W is set to 1b. |
| R,W | Read, Write – These two fields indicate what the transaction types that are allowed for the requests using the translation. If neither field is Set, then the translation is not valid and all the remaining fields of this dword are undefined. A value with R=W=0b may not be cached in the ATC . |

Translation Completion (cont.)

- TA can return 0 or more translations
 - ✓ TA decides
 - ✓ The TA may not return more than *Length* dwords
- May take one or two CpIDs to close out the request.
- In a CpID, each translation entry covers the same sized range of addresses.
 - ✓ Smallest range is STU
 - ✓ All ranges will have some overlap with requested range
 - \checkmark All ranges in the completion must be the same size
 - If completion in two CpIDs, then ranges in both must have same size.
 - ✓ Different completions can have different range size.



| | Α | ddre | ss E | | | Translation | | |
|-------|----|------|------|----|----|-------------|---|------------------------|
| 63:18 | 17 | 16 | 15 | 14 | 13 | 12 | S | Range Size in Bytes |
| Х | х | х | х | Х | Х | Х | 0 | 4K |
| X | х | х | х | х | х | 0 | 1 | 8K |
| X | X | X | X | Х | 0 | 1 | 1 | 16K |
| Х | X | X | X | 0 | 1 | 1 | 1 | 32K |
| Х | X | X | 0 | 1 | 1 | 1 | 1 | 64K |
| X | x | 0 | 1 | 1 | 1 | 1 | 1 | 128K |

- Starting with S, look for first 0b (bit N)
- Range size is 2^(N+1) bytes

Translation Completions Multiple CpIDs

- TA may split a translation completion any time Length is greater than 2
- Since Length is no larger than allowed by RCB, completion will not take more than two CpIDs
- In all CpID:
 - Byte Count indicates bytes remaining to complete request, including the bytes in the "current" CpID
 - ✓ Length indicates the number of dwords in the current Cpld.
- For Translation Completions, in the first CpID, Lower Address is set to:

(000 0000b) – (Length * 4)

Example: if first CpID contains 2 translations the Lower Address is: (000 0000b) - (00 0000 0100b * 100b) = (111 0000b)

Translation Completions Missing CpIDs

- If Bytes > (Length * 4), then this is a first CpID of a two CpID Completion.
- Else if Bytes < (Length * 4) then this is a malformed TLP
- Else, if Lower Address + Byte Count is not a multiple of RCB, then this is a second CpID of two; and if previous Transaction Completion CpID with same Tag was not received, then a CpID is missing.



Invalidation



- Purpose
 - Maintain consistency between TA and ATC

Mechanism

- ✓ Invalidate Request Message
- ✓ Invalidate Complete Message



Invalidate Request

| | | | + | 0 | | | | | | | + | 1 | | | | | | | - | +2 | | | | | | | | +3 | 3 | | | |
|---|--------------------------|----|---|---|----|-----|-----|-----|-------|----------|---|---|-----|------|-----|------|----|---|-----|----|-----|---|----|-----|----|-----|-----|-----|-----|-----|----|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | | 4 | 3 | 2 | 1 | 0 |
| D | F | nt | | Т | ӯр | е | | Р | | тс | • | D | 060 | \r\/ | bd | Т | Ε | Α | ttr | | D | | | | | Ler | າg | Jth | | | | |
| | 1 1 1 0010 K 10 Keserveu | | | | | | | | | | | | | | | D | Ρ | 0 | 0 | | | | | | 00 | 000 |)() | 00 |)01 | l | | |
| | Requester ID | | | | | | | | | | | | | | | 6 | 0 | 0 | | 1 | ITa | 2 | | | Ν | les | Sa | ag | e (| Coc | le | |
| | | | | | | Net | Jue | ວເຮ | ;I IL | , | | | | | | U | U | | | | Πα | y | | | | 0 | 00 | 0 | 00 | 01 | | |
| | | | | | | D | evi | ce | ID | | | | | | | | | | | | | R | es | erv | ed | | | | | | | |
| | | | | | | | | | | | | | | R | ese | erve | ed | | | | | | | | | | | | | | | |

| Un-translated Address [63: | 32] | |
|---|----------|----------|
| Un-translated Address [31:12] | S | Reserved |
| - MCCD realist with 4 DW/ of beader and 2 DW/ | <u>د</u> | lata |

- MSGD packet with 4 DW of header and 2 DW of data
 - Message code = 0000 0001b
 - Route by Device ID
- ITag
 - Invalidate tag Uniquely identifies each Invalidate Request
- Un-translated Address
 - Starting address of block to be invalidated
- S
 - ✓ Size bit (same encoding as in Translation Request)

PCI-SIG Developers Conference

Copyright © 2006, PCI-SIG, All Rights Reserved



Invalidation Range Constraints

- Each Invalidate Request specifies a single memory Region
 - ✓ Power of 2 in size
 - ✓ Naturally aligned
 - Must be at least as big as a STU (Standard Translation Unit)
 - S field and least significant address bits encode range size



Invalidate Completion

| | | | +0 | | | | | | | | + | 1 | | | | | | | + | -2 | | | | | | | | + | 3 | | | |
|---|--------------------------|----|----|---|----|-----|-----|-----|----|----|---|---|-----|--------------|------|-----|-----|-----|------|--------|----|-----|-----|---|----|----|-----|------|-----|----|----|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | (| 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| P | Fn | nt | | Т | ур | е | | P | | тс | | P | 060 | orv <i>i</i> | bd | Т | Ε | A | ttr | | 2 | | | | 00 | იი | 000 | | იიი | า | | |
| | 0 1 1 0010 K TC Reserved | | | | | | | | | | | | | | JU | D | Ρ | 0 | 0 | | • | | | | 00 | 00 | | 0 | | 5 | | |
| | Requester ID | | | | | | | | | | | | | | | | D | 000 | \r\/ | bd | | | | Ν | Ле | SS | ag | je (| Coc | le | | |
| | | | | | | Net | Jue | 310 | | , | | | | | | | | | 630 | 71 V C | JU | | | | | (| 000 |)() | 00 | 10 | | |
| | | | | | | D | evi | ce | ID | | | | | | | | | | | | Re | ser | vec | k | | | | | | | СС | ~ |
| | | | | | | | | | | | | | | ITa | ag \ | /ec | tor | | | | | | | | | | | | | | | |

- MSG packet with 4 DW of header
 - Message code = 0000 0010
 - ✓ Route by Device Id
- ITag Vector
 - Invalidation tag vector Uniquely identifies each Invalidate Completion
 - Multiple completions may be compressed into a single response
- CC
 - Completion Count Indicates number of completions that have been sent for the corresponding request (0 => 8 completions)
 - ✓ Always 1 for single TC devices

Invalidation Completion
Semantics

- Properties to satisfy
 - Maintain consistency
 - Prevent silent data corruption
 - ✓ Prevent data leakage

Invalidate Complete must not be returned until:

- ✓ Stale address translation is flushed from ATC
- Conflicting outstanding writes are pushed to the TA
- Conflicting outstanding reads are either completed or tagged for discard

Invalidation Flow – Single TC

2) Flush matching ATC entries. Drain or discard conflicting Reads.



Invalidate Request

Posted WriteTC=1

1)

- 3) Invalidate Completion
- TC=1
- ITagV=1000b
- CC=1

PCI

SIG



2) Flush matching ATC entries. Drain or discard conflicting Reads





Request Acceptance Rules

- To avoid deadlock:
 - Endpoints are not allow to create a dependency in which the acceptance of posted transaction is dependent upon the transmission of a posted transaction
- Invalidate Requests and Completions both flow in the posted channel
 - ✓ Could result in deadlock unless...



Request Acceptance Rules (cont)

- ATC must support worst case Invalidate Request queue depth (32 entries)
 - Use input command queuing
 - Must buffer most of command
 - ✓ Use output response queuing
 - Only requires single bit of state per invalidate
 - Invalidate Completions are collapsible
 - Requester ID of source is captured once and used to route Invalidate Response

Request Acceptance Rules (cont)



2) Requester ID is captured from first Invalidate Request after reset

SIG



Invalidate Flow Control

- Invalidation time may vary:
 - ✓ Invalidate Requests have variable block size
 - May be larger than cached page size
 - Dependent upon translation cache architecture
 - Page size
 - Associativity
- Could have negative impact on performance
 - Posted channel may stall
 - May effect other I/O flows due to credit based congestion spreading.

Invalidate Flow Control (cont)



SIG



Invalidate Flow Control (cont)

- Enable TA to flow control Invalidate Requests
 - ATC must publish its Invalidate Queue Depth
- Not required if endpoint will:
 - Handle invalidations at maximum arrival rate
 - Rarely cause link backpressure
 - Fully buffer maximum number of incoming invalidations with out backpressure



Invalidation Ordering Semantics

Properties

- Translation Completion travels in completion channel
- Invalidate Request travels in posted channel
- Translation Completion and Invalidate Request travel in same direction
- Consequence
 - Invalidate Request may bypass Translation Completion
 - Result is a stale address translation may persist in the ATC.

Invalidation Ordering Semantics (cont)



- Invalidate Request and Translation Response correspond to overlapping memory regions
- Invalidate Request passes Translation Response
- Stale address translation gets installed in ATC

Invalidation Ordering Semantics (cont)

- To eliminate stale entries, the ATC must:
 - Snoop its outstanding Translation Request queue against incoming Invalidate Requests
 - ✓ On hit:
 - Mark Translation Request as invalid
 - Discard results of Translation Response before issuing Invalidate Completion
 - Results of Translation Response may be used in new requests sent prior to transmission of Invalidate Completion

SIG

Implicit Invalidation Events

- Invalidations triggered by following events
 - ✓ Fundamental Reset
 - Cold Reset
 - Warm Reset
 - Hot Reset
 - PERST#
 - Function Level Reset
- Invalidate Complete Response not sent



Configuration

PCI SIG

ATS Capability Structure

| 31 | 3 | 30 | 29 | 28 | 24 | 23 21 | 20 | 16 | 15 8 | 7 0 |
|----|---|-----|----|--------------------------|----|-------|----|-----|-------------------------|--------|
| E | R | Rsv | dP | Invalidate Queue Dept | th | RsvdP | | STU | Next Capability Pointer | Cap ID |

| Bit Location | Register Description | Attributes |
|-----------------|---|------------|
| 20:16 | Smallest Translation Unit (STU): This value indicates to the Function the minimum number of 4KB blocks that will indicated in a Translation Completion or Invalidate Requests. This is a power of 2 multiplier and the number of blocks is 2^STU. A value of 0 indicates one 4KB block and a value of 1 1111b would indicate an 8TB block. Default value is 0 0000b. | RW |
| 28:24 | Invalidate Queue Depth: The number of Invalidate Requests that the Endpoint can accept before putting backpressure on the upstream connection. If zero, the Endpoint can accept 32 Invalidate Requests. | RO |
| 31 | Enable (E): When Set, the Endpoint is enabled to cache translations. Default value is 0b | RW |







Thank you for attending the PCI-SIG Developers Conference 2006.

For more information please go to <u>www.pcisig.com</u>

PCI SIG

Address Translation Services

Michael Krause (HP, co-chair) Mark Hummel (AMD) David Wooten (Microsoft)